UNIVERSITY OF JORDAN
FACULTY OF GRADUATE STUDIES

DESIGN OF DIGITAL SIGNAL PROCESSING BOARD USING TMS32020 MICROPROCESSOR

BY

£900

عميد كلية الدراسات العلي NIDAL SAMIH AL-DALI

SUPERVISED BY

Prof. Dr. ISAM ZABALAWI & Dr. BASSAM KAHALEH

A Thesis

Submitted in Partial Fulfilment of the Requirements for the Degree of Master of Science in Electrical Engineering Communications, Faculty of Graduate Studies, University of Jordan.

January, 1993

COMMITTEE

CHAIRMAN:

Prof. Isam Zabalawi

MEMBER:

Prof. Mohamed K.Abdelazeez

MEMBER:

Dr. Andrawos Sweidan

MEMBER:

Dr. Souheil Odeh

Souhut Odeh

ACKNOWLEDGMENT

I would like to express my sincere thanks and appreciation to my supervisors Prof. Isam Zabalawi and Dr. Bassam Kahaleh for there help and valuable advice during the course of this study.

Sincerest gratitude to prof. Mohamed K. Abdelazeez, Dr. Andrawos Sweidan and Dr. Suoheil Odeh for their participation and corporation as committee members.

The author extends his special thanks to engr. Ali Al-Mousa for his participation in organization the layout of the board, also a great appreciation is extended to Engineer Gheith Abandah for his support and sincere efforts.

I gratefully acknowledge the efforts provided by the staff of Electrical Engineering Laboratories for their help and assistance.

Finally, the deepest appreciation and sincerest gratitude is extended to my father, mother and my wife for their patient and love.

į

CONTENTS

Title1
Examining Committeeii
Acknowledgmentiii
Table of Contents
List of Figures and tablesvii
English Abstractix
Arabic Abstractx
CHAPTER 1 INTRODUCTION1
CHAPTER 2 HARDWARE5
2.1 - DSP System Requirements5
2.2 - The Microprocessor6
2.2.1 - The memory unit9
2.2.2 - Memory Maps11
2.2.3 - Memory Addressing Modes
2.2.4 - Memory-Mapped Registers
2.2.5 - Auxiliary Registers17
2.2.6 - Program Counter and Stack18
2.2.7 - Scaling Shifter19
2.2.8 - Arithmatic Logic Unit and Accumulator19
2.2.9 - Multiplier T & P Registers19
2.2.10- System Control20
2.2.10.1- Timer20
2.2.10.2- Repeat Counter
2.2.10.3- Reset
2.2.11 - Status Registers
2.2.12 - Interrupts22

;

2.3 - MEMORY	V . 23
2.4 - ANALOG INPUT CHANNEL	
2.5 - ANALOG OUTPUT CHANNEL	
2.6 - SERIAL PORT RS232	
2.7 - MISCELLANEOUS	
	, 34
CHAPTER 3 SOFTWARE	
3.1 - INTRODUCTION	36
3.2 - INITIALIZATION	39
3.3 - MAIN MENU & PROGRAMS	39
3.3.1- Help Menu	42
3.3.2- Loading Program	42
3.3.3- Running Program	46
3.3.4- Display Program	46
3.3.5- Filling Program	46
3.4 SUBROUTINES	49
3.4.1- Check Receiver Subroutine	49
3.4.2- Check Transmitter Subroutine	49
3.4.3- Preparing Subroutine	
3.4.4- Address Organization Subroutine	5 5
3.4.5- Length Organization Subroutine	55
3.4.6- Ascii to Hex convert Subroutine	58
3.4.7- Filling Subroutine	38
CHAPTER 4 APPLICATIONS6	51
4.1 - Advantages of Digital Filtering	62
4.2 - Digital Filter Implementation	

4.2.1 - FIR Filters
4.2.2 - TMS 32020 Implementation of FIR Filters65
4.3 - IIR Filters69
CHAPTER 5 - RESULTS AND DISCUSSIONS73
CHAPTER 6 - CONCLUSIONS & RECOMMENDATIONS77
REFERENCES79
APPENDICES85

LIST OF FIGURES & TABLES:-

Figure 2.1:	Block diagram of the DSP System7
Figure 2.2:	Block diagram of the TMS32020 digital
	signal processor10
Figure 2.3a:	Address maps after CNFD instruction12
Figure 2.3b:	Address maps after CNFP instruction14
Table 2.1 :	Names memory mapped registers
Figure 2.4 :	External hardware for proper interrupt22
Table 2.2 :	\$ of wait states23
Figure 2.6 :	+ 2.5v voltage reference26
Figure 2.7 :	Simple RC low pass filter27
Table 2.3 :	Truth table for baud rate select inputs31
Figure 2.8 :	The R/W signal decoded into two signals RD&WR32
Figure 2.9 :	The Address decoding system33
Figure 2.10:	Power supply of the board35
Figure 3.1 :	Help menu
Figure 3.2 :	Main Programs38
Figure 3.3 :	Initialization program for the microprocessor40
Figure 3.4 :	Initialization of the UART 8251A41
Figure 3.5 :	Display Main Menu Routine43
Figure 3.6 :	Choice program44
Figure 3.7 :	Load Program45
Figure 3.8 :	Run Program47
Figure 3.9 :	Display Program48
Figure 3.10:	Fill Program50
Figure 3.11	Check Receiver Subrouting 51

Figure 3.12	Check Transmitter Subroutine52
Figure 3.13	Prepare Subroutine54
Figure 3.14:	Address Organization Subroutine56
Figure 3.15:	Length Organization Subroutine57
Figure 3.16:	ASCII to HEX. Subroutine59
Figure 3.17:	Filling Subroutine60
Figure 4.1 :	Network structure for FIR filter64
Figure 4.2 :	Storing input sample response66
Figure 4.3 :	TMS 32020 code implementation for FIR filter68
Figure 4.4 :	Network Structure for IIR filter69
Figure 4.5 :	Other Network Structure for IIR filter70
Figure 4.6 :	Delay node values stored in data memory71
Figure 4.7 :	TMS 32020 code implementation for IIR filter72
Appendix 1 :	Schematic diagram for the system83
Appendix 2 :	Printed circuit of the system85+86
Appendix 3 :	Application Programs87

ABSTRACT

This project is aimed toward building a low cost purpose digital signal processing board using TMS32020 microprocessor as the heart of the project. This microprocessor and his family TMS are used extensively for applications. it is produced by Texas Instruments in 1985. Λ complete system was designed and built the Electrical Engineering Department laboratories using computer programs taking into consideration cost, high efficiency and. flexible design. This project will be the first step in a digital signal processing laboratory in this department and it will be used in applications such as digital acoustic systems, producing and analyzing filters. digital signals and many other applications. This thesis will practical and theoretical aspects and programs used some applications.

خلاصة

ان هذا المشروع يهدف الى بناء لوحة معالجة اشارات رقمية متعددة الاغراض وبتكاليف قليلة، وتم استخدام المعالج TMS32020 كقلب لهذا المشروع، ويستخدم هذا المعالج على نطاق واسع مع عائلته من TMS لمثل هذه التطبيقات، وقد تم انتاج هذا المعالج بواسطة شركة Texas Instruments الامريكية الشهيرة في العام ١٩٨٥. وفي هذا المشروع تم تصميم نظام معالجة الاشارات الرقمية بحيث يأخذ بعين الاعتبار الكلفة والكفاءة والمرونة في التشغيل، ولقد تم التصميم بإستخدام برامج الحاسوب المتطورة، وثم تنفيذه في مختبرات قسم الهندسة الكهربائية. إن بناء هذه اللوحة "لوحة معالجة الاشارات الرقمية" سيكون اللبنة الاولية لبنا، مختبرات الاشارات الرقمية في القسم، وسيكون من المكن استخدام هذه اللوحة في تطبيقات المرشحات الرقمية والانظمة الصوتية وتحليل وانتاج الاشارات الرقمية وتطبيقات عديده اخرى وفي هذا البحث سيتم تقديم كافة جوانب المشروع العملية والنظرية والبرامج المستخدمة فيه و تطبيقات عملية.

CHAPTERT 1 INTRODUCTION

In the 80's, Digital Signal Processing has made great progress in both theoretical and practical aspects of the field, while more DSP algorithms are being developed, better tools are also being used and developed to implement these algorithms. Such applications tend to require high speed microprocessors and systems".

Digital Signal Processors essentially are high microprocessors. designed specifically to computational intensive operation, normally required implementing digital signal processing algorithms. By taking architectures. advantage of advanced computer processing, and dedicated DSP instruction sets, the new generation of processors can execute millions of DSP operations per second. In addition, new technologies complicated DSP Algorithms to be implemented in a tiny silicon chip, which previously required the use of a minicomputer array processor. Because o f these and many other advantages such as reliability, reproducibility, compactness and efficiency, digital signal processors are becoming prevalent in areas of general purpose digital processing, telecommunications.voice, speech, instrumentation,

graphic, imaging, control, and military.

This project is based on a digital signal processor from ; the TMS320 Family. This family contains several processors including the first MOS microprocessor capable of executing five million instructions per second. This was achieved through the use of comprehensive and efficient, instruction architecture. and a highly pipe lined Special instructions, such as multiply /accumulate with fast data move increase the performance of most DSP programs. Also comprehensive set of instructions simplifies programming application software⁽⁵⁾

TMS320 processor utilizes а modified Harvard architecture for speed and flexibility. The program and memories lie in two separate address spaces, permitting a full overlap between instruction fetching and execution. It allows transfer between program and data Locations to increase flexibility, and maximizes processing performance bу maintaining two separate buses for code and data.

Texas instruments' TMS320 Family consists of many generations of digital signal processors. The first generation contains the TMS32010, TMS320C10, TMS32011 and TMS32010- $2^{\binom{6}{5}}$, while the second generation consist of the type TMS320 $2^{\binom{7}{5}}$.

The features mentioned earlier are common among all processors in the family. Some specific features are added in each processor to provide different cost/performance tradeoffs.

The selection of the TMS32020 processor for this project after considering the intended use its availability, the powerful instruction set. The TMS32020 digital signal processor is the second generation of the TMS320 family of VLSI processors. Its architecture based upon that of the TMS32010, the first member of the TMS320 family. The TMS32020 provides a greatly enhanced memory address space, and on-chip memory of 544 words of and program.

The TMS32020 has an increased throughput accomplished implementing a single cycle multiply/accumulate instruction with optional movement. It includes data five auxiliary registers with a dedicated arithmetic unit, and implements a faster I/O throughput for data intensive applications. TMS32020 has comprehensive instruction set o f 109 instructions to facilitate software development. Ιt special "Repeat" instruction for streamlining program and execution time. This instruction allows the execution the next single instruction (N+1) times, where N is defined by

an 8-bit repeat counter. The instruction being repeated is fetched only once. So many multicycle instructions become one or two cycles when repeated.

emphasizes TMS32020 architectural design of the The communication, flexibility system speed, and overall processor configuration. Special instructions provide block memory transfer. communication to slower off-chip devices multi processing implementation, and floating-point support. Peripherals such as a timer and а serial port. been integrated on-chip to reduce overall system cost.

The TMS32020 is fabricated in 2.4 μ NMOS technology and has a chip area of 119k square mil. It is produced in 68-pin grid array package and has a typical power consumption of 1.2W, The maximum clock frequency is 20.5 MHz for an execution rate of 5 million instructions per second.

CHAPTER 2

HARDWARE

2.1 DSP System Requirements:

The DSP system is designed to meet the requirements of the Electrical Engineering Department in the University of Jordan to establish a digital signal processing laboratory. This work can be used in defferentapplications as, i.e. digital filtering, Data Acquisition, storage oscilloscope, ...etc. The DSP system is designed as a general purpose digital Signal Processor with the following specifications:

- 1- TMS32020 Digital signal Processor as the CPU, operating at 20 MHz.
- 2- One analog input channel for signals up to 20KHz and maximum amplitude in the range of \mp 2.5 Volts.
- 3- One Analog output channel with maximum amplitude in the range of \mp 10 Volts.
- 4- Data memory (RAM) of 64k*16 for data storage.
- 5- Program memory (RAM) of 32k*16 for program storage.
- 6- Program memory (EPROM) of 4k*16 for firmware storage and system operation.
- 7- Serial Port interface (RS232) for communication with the personal computer (PC).

Thus, the system is intended to be a portable DSP that can be used with any PC. The PC is used for down Loading the program the DSP system memory other operations concerning data transfer between the two systems.

The system is designed with all necessary components on one single printed circuit, and requires only an external \$\operats\$15V power supply with 3 ampere output. The user has a RAM space of 32k*16 available for downloading this program. The EPROM is used to contain the operating program of the system including the communication protocol used in conjunction with the PC. A block diagram of the system is shown in figure 2.1 and the details od these blocks as follows:

2.2. THE MICROPROCESSOR

The TMS32020 Digital Signal Processor is used as the CPU of the system. The key features of this chip are:

- 200-ns instruction cycle time.
- 16-bit instruction words.
- 16-bit data words with internal 32-bit operations.
- 544 words of on-chip data RAM of which 256 words are programmed as either data or program memory.
- 128k words of data/program space (64k x 16 words of data memory, 64k x 16 words of program memory).




Figure 2.1 : Block diagram of the system.


- Sixteen input and sixteen output channels.
- Directly accessible external data memory space.
- Global data memory interface.
- 32-bit ALU and accumulator.
- Single-cycle multiply/accumulate instructions.
- 0 to 16-bit scaling shifter.
- Fractional/integer arithmetic operations.
- Bit manipulation and logical instructions.
- Instruction set support for floating-point operations.
- Block moves for data/program management.
- "Repeat" instructions for increasing the efficiency of program space utilization while allowing pipelined operation.
- Five auxiliary registers for indirect addressing with auto-increment/decrement capability and temporary storage.
- Dedicated arithmetic unit for operating on the auxiliary registers.
- Serial port for supporting multi processing environment, serial analog-to digital converters, ...etc.
- Synchronization input for synchronous multi processor configurations
- Wait states for communication with slower off-chip memories and/or peripherals.

- On-chip timer for real time control operations
- Three external, maskable, user interrupts
- Input pin polled by software branch instruction
- Output pin for signaling external devices (set/reset by instructions)
- 2.4-micron NMOS technology
- Single 5-V supply
- On-chip clock generator

The functional block diagram of the TMS32020 is shown in fig.(2.2) It outlines the principle blocks and data paths within the processor, and shows all of the TMS32020 interface pins. The TMS32020 implements internally functions that other processors typically provide through software or microcode, such as the single cycle 16x16 bit multiplication.

2.2.1 The Memory Unit: 41445

The TMS32020 provides a total of 544 16-bit words o f on-chip data RAM, of which 288 words are always data and 256 words are used as either program or data The 544 words are organized as three separate memory blocks: BO. **B1** B2. Block 80 contains the 256 words are programmable as either data or program memory. Blocks and B2 contain the other 288 words which are always used data memory.



NOTE: ≈ Pregister DRR - Serial port data receive register **ACCITE Accumulator high** DXR = Social port data transmit register FR GREG= Global memory allocation register TR IFR = Interrupt flag register TIM Period register for timer PHD ACCL = Accumulator low = Tregister AHAU= Auxiliary register arithmetic unit ≃ Timer ARB = Auxiliary register pointer buffer Auxiliary register pointer
 Data memory page pointer = Interrupt mask register STOST1 -Status registers IMR RPTC - Repeat Instruction counter = Instruction register

Figure 2-2:Block Diagram of TMS32020 Digital Signal Processor [3]

The TMS32020 runs at full speed when operating through the on-chip program RAM or a fast external program memory. One can use slower, less-expensive external memory by using the available READY line to inject wait states. The latter approach was selected in the design of this DSP project.

2.2.2 Memory Map(9)

The TMS32020 provides three seperate address spaces for program memory, data memory, and I/O as shown in fig.(2.3). The type of generated address is indicated externally by means of the \overline{PS} , \overline{DS} , and \overline{IS} signals.

The data memory space is devided into 512 pages, each page consists of 128 \times 16 byte resulting a 64k \times 16 space, an 8-bit data memory page pointer points to one of the 512 page in the direct addressing mode.

The on-chip memory blocks BO, B1 and B2 comprises a total of 544 words of RAM. The program/data RAM block BO (256 words) resides in pages 4 and 5 of the data memory map when configured as data RAM, and in pages 510, 512 when configured as program RAM. The CNFD/CNFP instructions are used to configure block BO as either data or program memory.

Block B1 (data RAM) resides in pages 6 and 7 while block B2 resides in the upper 32 word of page 0. The remaining part

		PROGRAM
	$\begin{bmatrix} 0 \\ 1 \end{bmatrix}$	RS External Reset Signal
	2	INTO External User interrupt 0
	4 5	INT1 External User interrupt 1
	6 7	INT2 External User interrupt 2
•	8	RESERVED LOCATIONS
	23	
į	24 25	TINT Internal timer interrupt
	26 27	RINT Serial port receive interrupt
	28 29	XINT Serial port transmitt interrupt
001F	30 31	TRAP Trap Instruction Address
0020 0FFF	32	
OTT		NOT USED
80	000	
	Ì	
	ļ	AVAILABLE
		EXTERNAL
FFFF 65 53	5	

Fig.(2.3)a (A) Address Maps After A CNFD Instruction.

MEMORY MAPS (1) B




Fig (23)a (Β) Address Maps After Λ CNFD Instruction.

F F

F

	_	F	
	0	l RS - Branch Address	External EPROM
	2		(0-001F) defined for
	4 5	INT1 Branch Address	TMS532020
	6 7	INT2 Branch Address	(0020-1000)
	23	Recerved	defined for usder EPROM PROGRAMS.
	24 25	TINT	
	26 27	RINT	
	28 29	XINT	
001F	30 31	TRAP	
0020	32		
	0FFF 1000	NOT USED	
	8000	External	(PRG. RAM
		Program Ram	2000-FEFF)
		Location (8000 - FEFF)	FF00-FFFF may
FEFF 65	L	···	be used by TMS.
Έφή 65	.280	ON - CHIP	
FFFF 65	.535	Address Locations Used By	
		TMS 32020 When CNFP Instruction	
	_		

Fig (2.3)b (A) Address Maps After A CNFP Instruction




Fig (2.3)b (B) Address Maps After A CNFP Instruction

of the data memory map is composed of memory mapped registers and reserved locations, reserved locations may not be used for storage and their contents are undefined when used.

2.2.3 Memory Addressing Modes

The TMS32020 can address a total of 64k words of program memory and 64k words of data memory. Addressing data memory can be done by one of the following three ways:-

1) Immediate addressing mode:

In this mode the data is based on a portion of the $instruction\ word(s)$, i.e the instruction contains the value of the $immediate\ operand$.

PC	Opcode	Operand	or	PC	Instruction
. •	Opcode	operanu	O1	PC+1	Operand

2) Direct addressing mode:

In this mode, the least seven bits of the instruction represents the location of the data memory address within one page (128 words), the page is defined by the 9-bit data memory page pointer (DP), which points to one of 512 possible pages. In other word, the 16-bit data address consist of 9-bits from the data memory page pointer and 7-bits from the instruction itself.

3) Indirect addressing mode:

In this mode, any location in the 64k data memory space is accessed via the 16-bit address contained in the auxiliary register, the auxiliary register pointer (ARP) refers to one of five auxiliary registers (ARO-AR4).

2.2.4 Memory-Mapped Registers

The TMS32020 has 6 registers that are mapped into the data memory space. These memory-mapped registers may be accessed in the same manner as any other data memory location with the exception that block moves using BLKD are not allowed from the memory-mapped registers. Table (2.1) Lists the names of memory mapped registers.

Register name	Address Location	Definition
DRR (15-0)	0	Serial port data receive register
DXR(15-0)	1	Serial port data transmit register
TIM(15-0)	2	Timer register
PRD(15-0)	3	Period register
IMR(5 -0)	4	Interrupt mask register
GREG(7-0)	5	Global memory allocation register

Table (2.1)

2.1.5 Auxiliary Registers

The TMS32020 provides a register file containing five auxiliary registers (ARO - AR4). The auxiliary registers are used for two purposes: for indirect addressing the data memory, and for temporary data storage.

Register indirect addressing allows referencing memory by

placing the data memory address in one of the five available auxiliary registers. These registers are pointed to by a three-bit Auxiliary register pointer (ARP) that is loaded with 0, 1, 2, 3, or 4 for ARO - AR4. The auxiliary registers and the ARP may be loaded either directly from data memory or by an immediate operand specified in the instruction.

The auxiliary register file (ARO - AR4) is connected to an auxiliary register Arithmetic unit(ARAU), The ARAU is used to auto-index the current auxiliary register while the data memory location is being addressed, the ARAU performs the following functions:

- $\Lambda R(ARP) + ARO \longrightarrow AR(ARP)$ Index the current AR by adding a 16-bit integer contained in ARO.
- $AR(ARP) ARO \longrightarrow AR(ARP)$ Index the current AR by subtracting a 16-bit integer contained in ARO.
- AR(ARP) + 1 \longrightarrow AR(ARP) Auto increment the current AR by one.
- AR(ARP) 1 \longrightarrow AR(ARP) Auto decrement the current AR by one.
- $AR(ARP) \longrightarrow AR(ARP) AR(ARP)$ in unchanged.

2.2.6 Program Counter and Stack

The TMS32020 contains a 16-bit program counter (PC) and

four-location stack memory.

The stack is used for temporary storage during interrupts, calls, and returns.

2.2.7 Scaling Shifter

The TMS32020 scaling shifter has a 16-bit input connected to the data bus and 32 bit output connected to the ALU. The scaling shifter is capable of shifting an operand to the O to 15 bits. The LSBs of the output are filled with The MSBs may be either filled with zeros or sign-extended depending upon the status programmed into the SXM (sign extension mode) bit of status register STO.

2.2.8 Arithmatic Logic Unit and Accumulator

The TMS32020 32-bit Arithmetic logic unit (ALU) and accumulator perform a wide range of arithmetic and logical operations. The 32 bit Accumulator is split into two 16-bit segments for storage in data memory. They are referred to as ACCH (accumulator high) and ACCL (accumulator low.)

2.2.9 Multiplier T & P Registers

The TMS32020 has a two's complement 16x16 bit hardware multiplier capable of producing a 32-bit product in a single instruction cycle time. The following registers are associated with this multiplier unit:

- * A 16-bit Temporary Register (TR) that holds one of the two operands to be multiplied.
- * The other operand can be either an immediate operand or the contents of the addressed data memory location specified by the instruction.
- * A 32-bit Product Register (PR) that holds the product.

When multiplying two 16-bit operands, in two's complement code, the 32-bit product is loaded in the 32-bit product register. This PR may then be transferred to the ALU directly, or optionally through the shifter to be shifted before reaching the ALU.

2.2.10 System Control

Control operations are provided on the TMS32020 by an on-chip timer, repeat counter, external and internal interrupts and an external reset signal, these operations are explained in the following sessions:

2.2.10.1. TIMER

The TMS32020 provides a memory mapped 16-bit timer for control operation. The on-chip timer register (TIM) is a down counter that is continuously clocked by the internal clock. The clock is derived from clockout1 by dividing the frequency

by 4. The RESET input sets the timer to its maximum value FFFF. A timer interrupt TINT is generated every time the timer reaches zero. Therefore, if timer is not used, the timer interrupt should be masked or disabled by a DINT instruction, which disables all maskable interrupts.

2.2.10.2. REPEAT COUNTER

The TMS32020 design includes a repeat feature that allows a single instruction to be performed up to 256 times. This feature can be used with instructions such as multiply/accumulate, block moves, I/O transfers, and table read/writes. Thus, these instructions becomes effectively single cycle instructions.

2.2.10.3. RESET

The use of RS signal asynchronously causes the TMS32020 to terminate execution and forces the program counter to zero. program execution begins at location 0 which contains a branch instruction to direct program execution to a suitable system initialization routine. This external Reset signal is generated by pressing a little push button on the board.

2.2.11. Status Registers

The TMS32020 has two status registers, STO and ST1 that contain the status of various conditions and modes.


2.2.12. Interrupts

The TMS32020 has three external maskable interrupts TNT2, INT1, INTO available for external devices to interrupt the processor. Internal interrupts may be generated by the serial port (RINT & XINT), the timer (TINT), or the software interrupt instruction (TRAP). Interrupts are prioritized, with reset as the highest priority and the serial port's transmit interrupt as the lowest priority.

A built-in mechanism protects the execution of multicycle instructions from interrupts. If an interrupt occurs during the execution of a multicycle instruction the interrupt is not processed until the instruction is completed.

For proper interrupt handling, INT2-INTO must be syncronized with the TMS32020, an external hardware shown in fig. (2.4) is suggested by the TMS32020 data cheet and used in the design of the board, the interrupt signal is syncronized with the rising edge of clockout1 signal of the TMS32020.

INTO is for RxReady in 8251 A



2.3. MEMORY

Considering the intended applications for this DSP project two types of memories are required. Data memory would be used to store the required various data for applications such as the coefficients of digital filters, data samples for digital storage oscilloscope ...etc. Program memory would be used to store various Programs to run the required applications. A memory arrangement was designed as follows:-

1- DATA memory of (64k * 16) words, using the static RAM IC number 65256-15, with 150ns maximum access time. Four IC's were used, each one providing 32k bytes, for a total of 64k*16. Interfacing the TMS32020 with such memories requires the use of one wait state as shown in table (2.2). This was easily accomplished by connecting the READY input to microstate complete MSC signal, both on the TMS32020 IC.

The DATA memory address space covers the range of 0400 - FFFF.

MEMORY ADDRESS ACCESS TIME
85 ns
205 ns
485 na
•
1 :
89 na+ (200 na) vn

Table (2.2):- No. of wait states

2- PROGRAM memory of (32k * 16) using the same 65256-15 static RAM IC's. Two IC's are used to provide 32k*16.

This size of memory should be more than enough for most DSP applications. The program memory address space covers the range of 8000 - FEFF.

3- EPROM Program memory of (4k * 16) words using 2732A-20 IC,

which contains 4k bytes of erasable and electrically programmable ROM. Two IC's, are used to provide 4k*16 configuration. This EPROM has an access time of 200ns and therefore is in the range of one wait state requirement.

The EPROM is used to store the operating program (firmware) of the system. Its address space covers the range of 0000-1000.

When interfacing the TMS32020 processor to the RAMs & EPROMs, buffer IC's are required to drive the address and data buses. The 74LS245 bidirectional buffers were used. The direction is selected by the R/\overline{W} signal of the TMS32020 IC.

The chip select (\overline{CE}) inputs of the memory ICs are driven by program select \overline{PS} , the data select \overline{DS} and the A15 signals of the TMS32020 IC through a 2-to-4 decoder IC, as shown in the schematic diagram in appendix (.1.).

2.3. ANALOG INPUT CHANNEL

The analog input channel connects the external analog world to the DSP system. It is designed to suit analog signals, with a maximum of 20KHz frequency. The input signal is taken through a sample & Hold and an A/D converter before it is captured by the CPU and then processed according to the required application.

Due to the wide variations among A/D converters especially with cost a compromise between the cost, accuracy, and sampling rate was made with the selection of the AD7580 IC. It is manufactured by Analog Devices, with the following main specifications:-

- * 10 bit sampling A/D converter
- * 20µs conversion time
- * ON-chip sample-Hold
- * 50 KHz Sampling rate
- * 25 KHz Full power input bandwidth
- * choice of Data format.

The input signal is required be in the range of \mp 2.5 Volts when sampling bipolar signals. The step size in this case would be 4.88mv/bit. Figure (2.5)shows a suitable input circuit suggested by the manufacturer data sheets.




Figure (2.5):- The input circuit.

The circuit shown is for the single-Ended Bipolar Operation mode (-2.5v to +2.5v), which is used in this design.

The AD7580 requires an external voltage reference of +2.5V. Figure (2.6) shows a suitable 2.5V voltage reference circuit using the LM336 IC.




Figure (2.6):2.5v voltage reference.

The +2.5V output is calibrated by adjusting the 10K multiturn potentiometer.

The A/D input signal (pin 1) requires a protection circuit to protect the internal IC from undesirable over voltage conditions. In addition, a simple RC low pass filter is used with a cutoff frequency around 25 KHz as shown in figure (2.7).




figure (2.7) a simple RC low pass filter

The A/D chip is selected (\overline{CE}) when the TMS32020 references port 2.

The $\overline{\text{INT}}$ output of AD7580 is connected to $\overline{\text{INT2}}$ of TMS32020 the processor when the conversion is complete in order to read the digital bits after conversion.

RDY output of the AD7580 is connected to D15 of the TMS32020, this RDY signal is accessed during Read Cycle. When asserted, it is low during conversion and high impedence conversion is complete. The user can check D15 to insure that the conversion is complete and then read the digital bits. The user could know that the conversion İs complete enabling the interrupt.

2.5. ANALOG OUTPUT CHANNEL

The analog output channel allows the DSP system to output analog signals via an D/A converter. An excellent D/A converter was chosen from BURR-BROWN, type DAC 707 JP with the following specifications:-

- 1- microprocessor compatible with write, clear, control lines, and latch enable lines.
- 2- High accuracy with 16-bit resolution.
- 3- linearity error = \mp 0.003% of FSR max.
- 4- Voltage output type with output voltage amplifier

ï

- 5- Input coding in Binary two's complement (BTC) and compatible with TTL, LS-TTL, HC.
- 6- Output voltage \mp 10V with min \mp 5mA.

The DAC707 JP requires a power supply $V_{DD} = + 5V$ and $+ V_{CC} = 15V$ and $- V_{CC} = - 15V$. The DAC707 JP also has an offset and gain adjust capabilities by trim potentiometers.

2.6. SERIAL PORT RS232

As previously mentioned, the DSP system is designed to be a portable system. It can be connected to any personal computer that has a standard RS232 communication port. Therefore, a standard RS232 communication port was designed with full handshaking protocol to be more general.

Intel's programmable communication interface, 8251A chip, was used as USART (Universal synchronous/Asyncronous & Receiver Transmitter) for data communications between the DSP system and the PC. It has the following features:-

- * synchronous and Asynchronous operation.
- * Asynchronous 5-8 bit character length.
- * Programmable clock rate x1, x16, or x64 times Baud rate.
- * Break character generation, 1, 11/2 or 2 stop bits.
- * False start bit detection.
- * Automatic Break detect and handling.

- * Asynchronous Baud rate DC to 19.2k Baud.
- * Full-Duplex, Double-Buffered transmitter and receiver.
- * Error Detection-Parity, Overrun and Framing.
- * All inputs and outputs are TTL compatible.

The USART accepts data characters from the CPU in Parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU.

The USART signals the CPU whenever it is ready to accept a new character for transmission or whenever it has finished the assembly of a received character. The CPU can read the status of the USART at any time.

A baud rate generator, IC 4702 B, is used to provide the required clock signals for data transmission sub-system. It can be programmed by 4-dip switches to generate 14 commonly used baud rates using the on-chip crystal oscillator circuit. For this purpose, a standard 2.4576 MHz crystal is used.

The clock output Pin of the 4702 B IC, which gives 2.4576 MHz is used to clock the 8251 A and the AD7580 ICs. Table (2.3) shows the truth table for baud rate select inputs.

Actual output frequency (H.)

800 1200

2152 3200

9600

4800

2400 1760

		1	l	l	
ruth table ate select)	THE LUCTOR HERE				Multiplexed input (I _m) 50 75 134.5 200 600 2400 9600 4800 1800 1200 2400

 $S_1 \mid S_2 \mid S_1 \mid S_0$

Baud rate output

300

150

Table (2.3):- Truth table for baud rate select inputs (5)

The baud rate output pin is connected to the receiving & transmitting clock of the 8251A IC. The USART 8251A can interrupt the CPU in both transmitting and receiving modes, in the following way:-

Н

Transmitter ready (TxRDY) output signals the CPU that the transmitter is ready to accept a data character, the TXRDY output pin is used as an interrupt to the CPU via $\overline{\text{INTI}}$ input. Alternatively for polled operation, the CPU can check TxRDY using a status read operation. TxRDY is automatically reset by the leading edge of $\overline{\text{WR}}$ signal when a data character is loaded from the CPU.

Receiver ready (RxRDY) output indicates that the 8251A IC contains a character that is ready to be read b y the CPU. RxRDY output pin is used to interrupt the CPU via INTO Alternatively for polled operation, the CPU can check the RxRDY signal using a status read operation.

The chip-select of 8251A is activated by asserting address 0000 or 0001 on the address bus. If the address is 0000 then the 8251A knows that there is a word either read or processor, the address 0001 is used to inform these 15 control status or write or read respectively, i.e 0000 is used for data read or write, 0001 is used for control word or status information.

The communication signals that are connected to a standard 25 Pin DB25 connector are: TXD, RXD, \overline{DTR} , \overline{DSR} , \overline{RTS} , \overline{CTS} and GND. These signals are connected from the 8251 A to the 25 Pin connector via line drivers and receivers IC's 1488 and 1489 respectively. The R/W signal from the microprocessor is decoded into two signals \overline{RD} & \overline{WR} by the following circuit of figure (2.8)..




Figure (2.8) The R/ \overline{W} signal is decoded into two signals \overline{RD} & \overline{WR}

The Address decoding system is designed with three 2-to-4 decoders type 74LS139. Figure (2.9) shows the circuit.




Figure (2.9):- The address decoding system

2.7 MISCELLANEOUS

1. RESET Signal of the board:-

The system contains a reset circuit, which is used to reset the DSP system by pressing push button а for few seconds. The following ICs affected are b y this reset operation:

- 1- TMS32020 microprocessor
- 2- 8251 A UART
- 3- DAC707 JP D/A converter
- 4- Flipflops that control the interrupts

2.CRYSTAL OSCILLATOR. The TMS32020 is clocked internally, using an external crystal of 20.00 MHz connected between pins \times 1 & \times 2/CLKIN of the processor.

3. POWER SUPPLY of the board

As mentioned previously, the board requires a dua 1 supply with voltage ≥ ∓ 15 Volts and ≃ 3A output. voltages are dropped and regulated to Ŧ 12V. Α regulated from the + 15 Volt to supply most of IC's on the board. The load is calculated theotrically to 2A maximum. Practically with NO-load operation, the load around 0.7A, the No-Load means just to ON power the board without programming or functioning.

CHAPTER 3

SOFTWARE

3.1 INTRODUCTION:-

In this chapter the operation o f the DSP system 1 s discussed. The various programs that control the operation and communication between the personal computer and the DSP board are also illustrated. The personal computer is connected to the DSP board by an RS232 cable through the serial The PC requires a program capable to communicate via the RS232 serial port. As an example, Kermit program 1 s used transmit & receive data between PC & DSP system.

The main menu of the DSP system i s shown Fig in (3.1). This menu appears on the screen 1f the system 1 s initialized and the user send (Carriage CR Return) the board after power up. The flow chart of the main program 1 s shown in Figure (3.2).

Main Menu of the Program (Help menu)

Welcome to Digital Signal Processing System DSP64
Using TMS32020 Processor
Done By Nidal Dali

PRESS:-

```
H For Help (goback to main menu)
L (aaaa,1111) For Loading a program into the DSP Board.
R (aaaa) For Running a Program From the DSP Board.
D (aaaa,1111) For Displaying Contents of Memory. (Data memory only)
F (aaaa,1111) For Filling the Memory. (Data memory only)
Your Choice:-
```

Fig. 3.1




Figure 3.2 Main Programs

3.2 INITIALIZATION:-

After powering up the DSP system, an internal program is activated to initialize the microprocessor and the communication port. This program is also activated whenever a hardware reset is applied to the board by pushing the reset button.

The initialization program for the microprocessor is shown by the flowchart of fig.(3.3). The initialization programfor the USART is shown in the flowchart of fig. (3.4).

After initializing the TMS32020 & the 8251A, the DSP system waits for a Carriage Return (CR) from the PC. Then the main menu appears on the screen, and the DSP system waits to receive a character.

The main menu and its choices are discussed in the next sections.

3.3 MAIN MENU & PROGRAMS

The user can choose any of the five choices in a specific format.

The notation "aaaa" represents a 16-bit address in HEX format, and the notation "1111" represents a 16-bit length in HEX format. The use of these notations depends on the command chosen.




fig.(3.3):— The initialization program for the microprocessor




Figure 3.4
Initialization of the USART8251A

The User may use any of the offered choices. For example, he can initiate the DSP screen by pressing H for help and redisplay the main menu. The user may load a program into the DSP64 or run a program starting at a specific location. The user may display the data in the memory, or fill this data for special application.


An explanation for each command are discussed in the following sections:-


- 3.3.1 PRESSING H will redisplay the main menu and wait for a choice. Displaying the main menu is shown in the flowchart of fig. (3.5) and processing the user choice program flowchart is shown in Fig. (3.6).
- 3.3.2 PRESSING L (aaaa, 1111) causes the DSP main program to go to the loading program and prepares the DSP64 system for receiving the program and saving it at location (aaaa) in the program memory space with a length of (1111). The flow chart of loading program is shown in Fig. (3.7).

The load program at first prepares the address and the length of the program to be loaded and when ready it tells the user by displaying the message "Load Data" on the screen.

The Load-program subroutine receives the comming data and

;








Figure 3.7 Load Program

saves it in the data memory space. Then it moves this data into the program memory space. So the locations in both data and program memory spaces should be empty or the data in it will be lost. After loading the user program, the main DSP program goes to the main menu.

3.3.3 PRESSING R (aaaa) will run the program stored in the program memory at location (aaaa). After execution, the main program returns to the main menu.

The flowchart of the RUN program is shown in Fig. (3.8)

3.3.4 PRESSING D (aaaa, 1111) will Display on the screen the data stored in the data memory at address (aaaa) and length (1111).

After displaying the data, the main program waits for a Carriage Return (CR) to go to main menu. The flowchart of the Display program is shown in Fig. (3.9).

3.3.5 PRESSING F (aaaa, 1111) will make the DSP main program go to the filling program and prepare the system for receiving the data to be filled starting at location (aaaa) and length (1111) in the data memory. A message is sent to the PC screen "Load Data" to tell the user that the DSP64 system is ready. After filling the data, the main program goes to the





Figure 3.8 RUN PROGRAM



main menu. This command is like the load command except that the data is not moved to program space. The flowchart offill program is shown in Fig. (3.10).

3.4 Subroutines:-

In this section, different subroutines that are used in the main programs will be discussed and a flowchart for each subroutine will be presented.

3.4.1 CHKRX SUBROUTINE

This subroutine is used to check if the USART is ready to Receive data from the PC or not. This program reads and checks the status register over and over until it finds D1; the RxRDY bit high. When it finds that the receiver is ready with character, it reads the status register again to find out whether any errors were detected. If any error was detected. the programs goes to the main menu. A flowchart of CHKRX subroutine is shown in Fig. (3.11).

3.4.2 CHKTX SUBROUTINE:

This subroutine is used to check if the USART is ready to transmitt data to the PC or not. This program reads and checks the status register over and over until it finds that DSR (Data SET Ready) signal is activated and the transmiter is ready (TXRDY). A flow chart of CHKTX subroutine is shown in Figure (3.12).




Figure 3.10 FILL PROGRAM




Figure 3.11 CHKRX Subroutine




Figure 3.12 CHKIX Subroutine

3.4.3 PREPARE SUBROUTINE:

Prepare subroutine is used to receive the command format (aaaa, 1111) or (aaaa) which is the address and the length of the parameters of the command. It stores the address in memory locations 0061H - 0064H and the length in 0066H - 0069H as follows:

>0060	ASCII	of	(
>0060	81	H	а	MSB≘
>0062		••	a	
>0063	.,	••	a	
>0064	11	••	а	LSB≘
>0065	11	**	,	
>0066	11	**	1	MSBa
>0067	H		1	
>0068	H	**	1	
>0069	11	11	1	LSBa
>0070		17)	

In this subroutine, Auxiliary Register ARO is used to point to location >0061 for indirect addressing, Fig.(3.13). shows the flowchart of PREPARE subroutine.




Figure 3.13 Prepare Subroutine

3.4.4 ORGADD SUBROUTINE:

This subroutine is used to assemble the (address) that is stored in location 0061-0064 in Hex format as shown in the table aside. (a MSB) is the 4-MSB $_{\odot}$ of

table aside. (a MSB) is the 4-MSB $_{\text{m}}$ of the address.

The assembled address in the form of a 16 - bit number is stored in location 0065 H of the data memory.

0061				a	мѕв
0062				а	
0063				a	
0064				a	LSB
0065	am	a	a	a 1	

The flowchart of the ORGADD subroutine is shown in Fig. (3.14).

3.4.5 ORGLNG SUBROUTINE:

This subroutine is used to assemble the (length) that is stored in locations 0066-0069 in Hex format as shown in the table below:-

table below.	0066	1 MSB
1 Man 1 11 4 Man 6 11 1 11	0067	1
1 MSB is the 4-MSBs of the length,	0068	1
1 LSB is the 4-LSBs of the length.	0069	1 LSB
The assembled length in the form	0070	1111
of a 16 — bit number is stored in	İ	

location 0070 of the data memory. The flowchart of the ORGLNG . subroutine is shown in Fig.(3.15).




Figure 3.14 Orgadd Subroutine




Fig. 3.15 ORGLNG

3.4.6 ASTHEX SUBROUTINE!

This subroutine is used when a character is received by the system in the ASCII code. this subroutine converts the ASCII character into Hex (Binary) representation to enable the processor to process the character. This subroutine is applied only for the hexadecimal characters O-F Auxiliary register ARO points to the first character and Auxiliary register ARI points to number of characters. Each character is changed into Hex format and stored in its same location. The flowchart of the ASTHEX subroutine is shown in Fig. (3.16).

3.4.7 FILL1 SUBROUTINE

This subroutine is used for loading & fillingprograms from the PC. It is used to fill a stream of data starting in locations in the data memory addressed by Auxiliary register AR3. The flowchart of the fill1 subroutine is shown in Fig.(3.17).

The assembly programs and subroutines in the language of the TMS32020 are presented in the appendix at the end of this thesis. In the next chapter, an applications and sample programs will be shown and discussed.

į




Figure 3.16 ASTREX Subroutine




Figure 3.17 Fill 1 Subroutine

CHAPTER 4

APPLICATIONS

The digital signal processing board DSP can be used in many applications, it may be considered as a general purpose digital signal processing system.

It has an analog input channel and, analog output an portable channel. A reasonable data and program memory 1n system that can be used with any PC has serial variety of programs can be loaded into the board from the PC according to the required application.

Typical applications include:-

- * Digital filtering
- * Correlation
- * Windowing
- * Fast Fourier transforms
- * Adaptive filtering
- * Waveform generation
- * Speech analysis
- * Speech synthesis
- Speech recognition

An example of one of these applications is the Implementation of FIR/IIR filters.

In many digital signal processing applications, it is

digital filters advantageous in place of analog to use filters. Digital filters can meet light specifications magnitude and phase characteristics eliminate and voltage drift, temperature drift and noise problems associated with filter application components. This describes method for implementing Finite Inputs Response (FIR) and Infinite Inputs Response (IIR) with the DSP system.

4.1 Advantages of Digital Filtering:-

The term "digital filter" refers to a computational process or algorithm by which a digital signal or sequence of numbers representing an input is transformed into a second sequence of numbers termed the output digital signal. Digital filters involve signals in the digital domain (discrete-time signals), whereas analog filters relate signals in the analog domain (continuous - time signals).

A band limited continuous — time signal can be converted into a discrete—time signal by means of sampling. This is performed in the A/D part of the board by the analog input channel.

After processing, the discrete-time signal can be converted back to a continuous-time signal. Tthis is achieved by the Analog output channel and D/A converter.

ï

Some of the advantages of using digital filters over their analog counter parts are:-

- 1. High reliability
- 2. High accuracy
- 3. No effect of component drift on system performance.
- 4. Component tolerances not critical.

Another important advantage of digital filters when implemented with the programmable processor TMS32020 is the ease of changing filter parameters to modify the filter characteristics. This feature allows the design engineer to easily upgrade or update the characteristics of the designed filter due to changes in the application environment.

4.1 DIGITAL FILTER IMPLEMENTATION

For a large variety of applications, digital filters are usually based on the following relationship between the filter input sequence X(n) and the filter output sequence Y(n)

$$Y(n) = \sum_{k=0}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x (n-k)$$
 (1)

equation (1) is referred to as a linear constant coefficient difference equation. Two classes of filters can be represented by linear constant - coefficient difference equations:-

- 1. Finite Impulse Response FIR filters.
- 2. Infinite Imnpulse Response IIR filters.

4.2.1. FIR FILTERS:

For FIR filter, all of the a_k in (1) are zero therefore, (1) reduces to:

$$Y(n) = \sum_{k=0}^{M} b_k x(n-k)$$
 (2)

where (M+1) is the length of the filter. As a result, the output of the FIR filter is a finite length weighted sum of the present and previous inputs to the filter.

If the unit-sample response of the filter is H(n) then:
M

Y (n)= $\sum_{k=0}^{\infty} h(k) \times (n-k)$ (3)

where h(n) = B(n), taking the Z - transform

$$H(z) = \frac{Y(Z)}{X(Z)} = \sum_{k=0}^{M} b_k Z^{-1} = \sum_{k=0}^{M} h(k) Z^{-k}$$
 (4)

equations (3) & (4) can also be represented by the network structure shown in figure 3.1




Figure 4.1 :- Network structure for FIR filter (1).

This structure represents a direct-form realization of an FIR filter. The branches of fig. 4.1 labeled as Z^{-1} corresponds to the delay in (3) and the multiplications by Z^{-1} in (4).

4.2.2 TMS32020 IMPLEMENTATION OF FIR FILTERS

The notation XN used here corresponds to x(n), and XNM1 corresponds to x(n-1).

In the above implementation, the following three basic and important concepts for the implementation of FIR filters on the TMS32020 should be understood:

- The relationship between the unit sample response of an FIR filter and the filter structure.
- 2. The power of LTD, MPY, RPTK, MACD instructions for this implementation.
- 3. The ordering of the input samples in the data memory of the TMS32020.

The input sample sequence x(n) and the unit sample response h(n) are stored as shown in figure 4.2




Figure 4.2: - Storing input sample response (1).

In general, each of the multiplies and shifts of x(n)in equation (3) is implemented with the instruction MACD (multiply and accumulate with data move). Block BO must bе configured as program memory using the CMFP instruction. MACD only works with on-chip RAM. The use of MACD instruction helps to speed the filter execution and allows the size of FIR filter to expand to 256 taps. The TMS32020 implementation (3) is made even more efficient with a repeat instruction. RPTK. It forms a useful instruction pair with MACD such as

RPTK NM1

MACD (PMA), (DMA)

The RPTK NM1 instruction loads an immediate 8-bit value N-1 into the repeat counter, this causes the next instruction

to be executed N times (N = the length of the filter). The instruction MACD (PMA), (DMA) performs the following functions:-

- 1. Loads the program counter with PMA
- 2. Multiplies the value in data memory location DMA (on-chip block B1) by the value in program memory location PMA (on-chip block B0)
- 3. Adds the previous product to the accumulator.
- 4. Copies the data memory value (Block BO) to the next whereh(n)=B(n)higher on-chip RAM location. The Data move is the mechanism by which the Z^{-1} delay can be implemented.
- 5. Increments the program counter with each multiply/ accumulate to point to the next sample of the unit-sample response.

Figure 3.3 shows a code example by the TMS32020. Data memory values are accessed indirectly through auxiliary register AR1 when the MACD instruction is implemented.

For low-order filters (second-order) using the MACD instruction in conjunction with the RPTK instruction is less effective due to the overhead associated with the MACD instruction in setting up the repeat construct. To take advantage of the MACD instruction, the filter must be greater

than three. For lower order filters, it is better to use LTD/MPY instruction pair in place of RPT/MACD.

The TMS32020 provides a solution for faster execution of FIR filters. The combination of the RPTK/MACD instructions provides a minimum program memory and high speed execution of the FIR filter. If data memory is of concern, the designer can use LTD/MPYK instruction pair. Figure 4.3 shows the TMS32020 code for implementation of FIR filter.

- * This section of code implement the equation:-
- * X(n-(n-1) h(N-1) + X(n-(N-2) + ... + X(n) h(0) = Y(n)

CNFP * USE BLOCK BO AS PROGRAM AREA.

NEXRPT IN XN,PA2 * BRING IN THE NEW SAMPLE XN FROM A/D

LRLK AR1>3FF

NPYK O * SET P REGISTER TO ZERO.

ZAC * CLEAR ACCUMULATOR

RPTK NM1 * REPEAT N-1 TIMES.

MACD >FF00 * NULTIPLY / ACCUMULATE

APAC

SACH YN,1

OUT YN, PA4 * OUTPUT THE FILTER RESPONSE BY D/A

B NEXTPT * GET THE NEXT POINT.

Figure 4.3:- TMS32020 code for implementation of FIR filter

4.3 IIR FILTERS

For IIR filters, at least one of the a_k in equation (1) is nonzero. The Z transform of the unit-sample response of an IIR filter corresponding to (1) is

$$H(Z) = \frac{Y(Z)}{X(Z)} = \frac{\sum_{k=0}^{M} b_k Z^{-k}}{1 - \sum_{k=1}^{N} a_k Z^{-k}}$$
 (5)

Three different network structures are often used to implement (5): the Direct form, the Cascaded form, and the Parallel form. Implementation of Direct-Form IIR filter is discussed next.

Equations (1) & (5) can also be represented by the network structure shown in figure 4.4




Figure 3.4: - Network structure for IIR filter (1). For convenience, it is assumed that M=N.

This network structure is referred to as the

direct-formII realization of on N^{th} -order difference equation. The branches associated with the Z^{-1} correspond to the delays in (1) and the multiplications in (5).

The following difference equation:-

$$Y(n) = \sum_{k=1}^{N} a_k Y(n-k) + \sum_{k=0}^{M} b_k X(n-k)$$
 (6)

Shows that the output of the filter is a weighted sum of past values of the input to the filter and of the output of the filter.

The difference equation for figure 4.4 is

$$d(n) = x(n) + a_1d(n-1) + a_2d(n-2) + ... + a_Nd(n-N)$$

$$Y(n) = b0d(n) + b_1d(n-1) + b_2d(n-2) + ... + a d(n-n)$$

where d(n) corresponds to the network value at different delay nodes as shown in figure 4.5




Figure 4.5:- Another Network structure for IIR filter (1)

The zero-delay register corresponds to d(n); d(n-1) is the register for delay of one; the d(n-2) is the register for the delay of two.

The delay-node values of the filter are stored in data memory as shown in figure 4.6.




Figure 4.6:- Delay node values stored in data memory.

Figure 3.6 shows the necessary ordering of the delay-node values for a general direct-form II structure for the case $M\geq N$. Filter order is determined by M or N, whichever is a greater.

Figure 4.7 shows a portion of the TMS32020 code for implementing the direct-form II IIR filter.

NEXT	IN	XN,PA2	*	Input new value XN
	LAC	XN		
	MPYK	0	*	Clear P register
	LARP	AR1		

```
LRLK AR1,>03FF
```

CNFP Use block BO as program area * d(n) = x(n) + d(n-1) as + d(n-2) as + ... + d(n-n) an **RPTK** N-1 Repeat N times MACD >FF00,*-APAC SACH DN,1 d(n) * Y(n) = d(n) bo + $d(n-1)b_1 + d(n-2)$ b2+ ...+ d(n-m) bm ZAC MPYK 0 MPY >(FF00+N) **RPTK** N-1MACD > (FF00 + N+1), *-APAC SACH YN,1 Saved filtered output OUT YN,PA4

Figure 4.7:- TMS32020 code implementation for FIR filter.

NEXT

В

Finally, these are two examples of implementing digital filters type FIR & IIR with the digital signal processor TMS32020 that can be applied on the DSP 64 board. There are many examples that can the user do like waveform generation fast fourier transforms and speech analysis & synthesis.

CHAPTER 5

RESULTS AND DISCUSSIONS

In this chapter the results of troubleshooting, operation and testing of the DSP board will be presented and discussed. The printed board of the project was desinged by using a computer program, taking into consideration minimization size the of the board to reduce the length of the tracks between parts. The board was designed as a double sided board the electrical enigeering and printed in laboratories. Afrer printing, the troubleshooting starts by checking all tracks and component places. appeared and fixed, some errors then all sockets of ICs components were welded, also and other another cheking without power. Then, and without the is made components, the board is tested by putting the power supply on, areas were tested to have the power. The microprocessor is installed it's location condition in and given the of No-operation instruction externally the data bus. then to by using the oscilloscope, all control signals, data bus, and address bus were checked.

in this type of boards, the oscilloscope is not enough to monitor the signals because it is changing at high speed (5 million instruction per second), so, a logic analyzer is used to monitor the data

bus, address bus, read/write singals and chip selects for most components. In the No-operation Condition, the address is increased from 0000 to FFFF and all other control signals were captured by the logic analyzer and checked to be true.

The next stage is checking that all ICs can be selected by the micro processor, a small program was programmed the EPROMS of the program space of the microprocessor to select each IC TMS32020, the result was that each IC is selected related the according to the program correctly and by monitoring analyzer. At this stage, it seems that the processor is working correctly and all control singals out from the processor were in right timing and correct direction.

The next step is to operate each zone of the board by a program, the first zone which tested was the RS232 communication port, several programs were tested to operate (17) port (shown in the Appendix), different programs were tested and a lot of time is spent to ensure the communication correctly.

Actually, the job of the serial communication port is to

download the programs from PC to the program area in the the because of the fail to operate the serial board, and port always correctly. the trend went to download the programs directly by **EPROMS** to the program area of the board, and in this way. operate the board one can externaly without using the PC and on the other hand, the programs Will be always kept board even if the power is off, the board will be operated with one function until another program is installed in the EPROMS.

In the next stage, testing of the A/D to Digital area is done by inserting control signals to the AD7580 IC directly and DSP board, on the and by applying different input voltages the analog input channel, the data bus is to by the logic analyzer and the digital value approximatly corresponds to the analog input signial, a program is written **EPROM** on to operate the A/D zone of the board by CPU (shown in the appendix), different programs were used but by the order of the microprocessor every time.

The same problem appears in the D/A converter zone of the board, program is written to generate square wave from the D/A converter, the DAC707 IC didn't response to the signals from the

CPU always.

On the other hand it works when tested outside the board on a bread board. Several programs were tested. ali possible traubishooting is applied D/A, A/D zones of on the board. signals followed up by the logic analyzer, everything were normally from the microprocessor side, but on the other side always. Many tests were applied to the timing response of the control signals out from the microprocessor, some changed with components were a higher speed one's, software delays for the control signals in the software programs were applied.

Up to this point the research with the capabilities available didn't reach the solution of this proplem and may need some higher technology experiences in this field.

CHAPTER 6

CONCLUSIONS & RECOMMENDATIONS

This work covers a special microprocessor used for special applications, it works relatively with high speed execution time (5 million instruction per second), these types of microprocessors need a special way of designing the printed circuit board.

The circuit diagram of this board is done taking into consideration the recommendations published Taxas by Instruments (the source of TMS32020) and bγ all the design techniques available, ali parts used in this board were special. expensive componets with high quality and high reliability and used in such designs, most of these part were imported specially for this project.

I tried in designing the Printed Circuit Board to make the design suitable for such sensitive components, and to put all possible solutions avoid noise, ringing high peaks and other influences that may affect the operation of the board. The board was designed as a double sided board, the welding of IC sockets was SO difficult because manual of welding, the quality of welding is not excellent for such sensitive hoards.

and a poor quality of project, there was a noise effect needs a high board manufaturing, such circuit board printed be inserted over manufacturing, sheilds must PCB technology in and sensitive ICs such the TMS32020 and the as the important AD7580 and DAC707.

in future desings to weld the ICs in the board I recommend TMS32020, using IC sockets specially for the without directly protect special sheilds to and insert channels, DIA A/D and the ICs, from outside influences.

system needs be design of the DSP to Finaly: this all avoid expert center to technology a high executed in implementation on PCB. poor from may occur disturbances that

REFERENCES

REFERENCES

- 1- Surendar S.Magar, Edward R. Caudel and Anthoy W. Leigh. "Session II, Digital Signal Processing. A microcomputer with Digital Signal Processing Capability," <u>IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE</u>, February 1982, pp 80-86.
- 2- Kevin C. Mc Donough and Surendar S. Magar. " A single chip microcomputer Architecture optimized for signal processing," IEEE
 <a href="INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING", May (3-5), 1982, pp 101-107.
- 3- Bruce Secrest ," Speech analysis and synthesis become practical on μC chip, "ELECTRONIC DESIGN, , May 27, 1982, pp 129-135.
- 4- Richard Pickvance, "A single chip digital signal processor, part 1: architecture and addresssing, "ELECTRONIC ENGENEERING, February 1985, pp 53-60.
- 5- Richard Pickvance," A single chip digital signal processor, part 2: Instructions and algorithms, "ELECTRONIC ENGENEERING, March 1985, pp 55-67.

- 6- Texas instruments, "16/16 bit: TMS320 family," <u>ELECTRONIC DESIGN</u>,
 October 14,1982, pp 150-158.
- 7- Daniel Essig, Cole Erskine, Edward Caudel and Surendar Magar

 "A second -generation on Digital Signal Processor, "IEEE JOURNAL


 OF SOLID-STATE CIRCUITS., Vol-SC-21, No.1, February 1986, pp 86-91.
- 8- Dave Bursky," Signal Processing chips, " <u>ELECTRONIC DESIGN</u>, May 17, 1984, pp 99-109.
- 9- Texas Instruments, "TMS32020 USER'S GUIDE, Digital Signal Processor products", 1986.
- 10-Texas Instruments, "Digital Signal Processing Applications with the TM\$320 Family", Theory, Algorithms and implementation, 1986.
- 11- "ANALOG DEVICES" IC Data Book, page 3-237.
- 12- "Burr-Brown" IC Data Book, Vol.33, page 6.1-53.


13- Richard Pickvance," A single chip digital signal processor, part 3:


Input / output methods, "ELECTRONIC ENGINEERING, April, 1985,

PP 87-95.

- 14- "RS data sheets ", July 1984, page 4636.
- 15- J. L. Schmalzel, D.N.Hein, and N.Ahmed. "Some Pedagogical Considerations of Digital Filter Hardware Implementation", IEEE CIRCUTS AND SYSTEMS, Vol.2, No.1, April, 1984, pp 4-9.
- 16- Winthrop W. and Smith Jr, "Agile development system, running on PC's, builds TMS320- based FIR filter, "ELECTRONIC DESIGN, June 6,1985, pp 173-181.
- 17- Ariel Corporation, "DSP-16 Real- Time Datat Acquisition Processor" for IBM PC/XT/AT, 1986.








85

All Rights Reserved - Library of University of Jordan - Center of Thesis Deposit



```
Ariel TMS32020 Development System ----- Mon 4/27/92 0:41nm - Pg 1 ----
                    1;
                                               University of Jordan
                    2
                      i
                                        Faculty of Engineering & Technology
                    3
                                        -----
                    5
                          This is a sourse file of a program written by N.Dali for
                    6
                          Digital Signal Processing board.
                    7
                        Initialization of TMS32020 processor:-
                    ŋ
                   10
                              ORG
                                     32
0020 CE02
                   11
                       INTMS
                                                :Disable overflow mode.
                              ROVM
0021 CE06
                   12
                              RSXM
                                                ;Suppress sign extension.
0022 C800
                   13
                              LDPK
                                    0
                                                (BP Pointer is set to page 0.
0023 CR08
                   14
                              SPM
                                    0
                                                ¿Zero shift product register.
0024 558C
                   15
                              LARP
                                    AR4
0025 C403
                   16
                              LARK
                                    AR4,3
0026 D001FFFF
                   17
                              LALK
                                    65535
0028 6040
                   18
                              SACI.
                                    *+
0029 GOA0
                   19
                              SACL
002A 6880
                   20
                              SACII
                                    *
                   21
                      ; Initialization of communication port (UART).
                   22
                     23
0028 5588
                   24
                       INUART LARP
0020 00000060
                   25
                              LRLK
                                    ARO,96
002E CA80
                   26
                              LACK
                                    128
002F 6080
                   27
                              SACL
0030 E180
                   28
                              TUO
                                    *,PAl
0031 CA00
                   29
                              LACK
                                    0
 0032 6080
                   30
                               SACL
                                     *
0033 E180
                   31
                               OUT
                                     *.PA1
 0034 CA00
                   32
                               LACK
                                     0
0035 6080
                   33
                               SACL
0036 E180
                   34
                               TUO
                                     *, PA1
0037 CA40
                   35
                               LACK
                                     64
0038 6080
                   36
                               SACL
0039 E180
                   37
                              OUT
                                     *, PA1
                                                    ; Reset Mode
003A CA4E
                   38
                                     78
                               LACK
0031 6080
                   39
                              SACL
003C E180
                   40
                              TUO
                                     *.PAL
                                                    ; Mode word
003D CA27
                   41
                              LACK
                                     39
003E 6080
                   42
                              SACL
003F E180
                   43
                              OUT
                                     *, PA1
                                                    ; Command word
                   11
                      ; TRANSMIT HELP MENU TO PC
                   15
                   46
0040 FE8000BB
                   47
                       LOOPI
                              CALL
                                    CHKRX
0042 8080
                   48
                              IN
                                    *,0
0043 CAOD
                  49
                              LACK
                                    13
                                             (Check if the comming signal is CR
0044 1080
                   50
                              SUB
0045 F5800040
                   51
                              BNZ
                                    LOOPI
0047 D1000144
                       TRSHLP LRLK
                   52
                                    AR1, HELP
0049 FR8000C9
                   53
                       LOOP2
                              CALL
                                    CHKTX
0048 5589
                   54
                              LARP
                                    AR1
004C 2888
                                    *,8,ARO
                   55
                              LAC
004b 6880
                   56
                              SACII
004E E080
                   57
                              OUT
                                    *.0
004F FE8000C9
                   58
                              CALL
                                    CHKTX
```

```
Ariel TMS32020 Development System
                                                         Mon 4/27/92 0:41nm - Pg 2
 0051 5589
                     59
                                 LARP
                                        ARI
 0052 E080
                     60
                                 OUT
                                        *.0
 0053 00012003
                     61
                                 LALK
                                        81.95
 0055 10A0
                     62
                                 sun
                                        *4
 0056 F680005A
                     63
                                 ΒZ
                                        CHOISE
 0058 FF800049
                     64
                                 ħ
                                        L0012
                        ; Changing the input into upper case
                     65
 005A FE8000BB
                         CHOISE CALL
                     66
                                       CHERX
 005C 8080
                     67
                                 ΙN
                                        *,0
 005D 2080
                     68
                                 LAC
                                        ŧ
 005E D00400DF
                     69
                                 ANDK
                                        223
 0000 6080
                     70
                                 SACL
                                        *
                     71
                        Analizing the comming character
 0061 CA48
                     72
                         COMPAR LACK
                                        72
                                                 ;Check for H
 0062 1080
                     73
                                 sun
 0063 F6800040
                     74
                                 BZ
                                        LOOPI
 0065 CA4C
                     75
                                 LACK
                                        7 G
                                                 :Check for L
 0066 1080
                     76
                                 SUB
 0067 F680007C
                     77
                                 ΒZ
                                        LOAD
 0069 CA52
                     78
                                 LACK
                                       82
                                                 Check for R
 006A 1080
                     79
                                 SUB
 006B F680008A
                     80
                                       RUN
                                 ΝZ
 006D CA44
                     81
                                 LACK
                                        68
                                                ;Check for D
 006K 1080
                     82
                                 SUD
 006F F6800098
                     83
                                 BZ
                                        DSPLAY
 0071 CA46
                     84
                                 LACK
                                       70
                                                Check for F
 0072 1080
                     85
                                 SUB
0073 F68000B7
                     86
                                 ħΖ
                                       FII.
 0075 FE8000C9
                     87
                         WRONG
                                 CALL
                                       CHKTX
                                                Wrong key press
0077 CA07
                    88
                                 LACK
                                       7
                                                ;Cnll bell
 0078 6080
                    89
                                 SACL
                                       *
0079 E080
                    90
                                OUT
                                       *,0
007A FF800047
                    91
                                B
                                       TRSHLP
                    92
007C FEB000F9
                         LOAD
                    93
                                CALL
                                       FILLI
007E D2000065
                    94
                         TRPOSE
                                LRLK
                                       AR2,101
0080 D3000070
                    95
                                LRLK
                                       AR3,112
0082 558A
                    96
                         LOOPS
                                LARP
                                       AR2
0083 2080
                    97
                                LAC
0084 59AB
                    98
                                TBLW
                                       *+, AR3
0085 5590
                    99
                                MAR
                                       *-
0086 FR900082
                   100
                                BANZ
                                       LOOPS
0088 FF800047
                   101
                                Ŋ
                                       TRSHLP
                   102
008Y EE8000DC
                   103
                        RUN
                                CALL
                                      PRPARE
008C D0000061
                   104
                                LRLK
                                       AR0,97
008E D1000004
                   105
                                LRLK
                                       AR1.4
0090 FE800123
                   106
                                CALL
                                       ASTHEX
0092 FE8000D2
                   107
                                CALL
                                      ORGAND
0094 2080
                   108
                                LAC
0095 CE24
                   109
                                CALA
0096 FF800047
                  110
                                      TRSHLP
                                B
                   111
0098 FE8000DC
                        DSPLAY CALL
                   112
                                      PRPARE
0000 00000061
                                LRLK
                   113
                                      ARO, 97
009C D1000009
                   114
                                LRLK
                                      ARL.9
009E FE800123
                  115
                                CALL
                                      ASTHEX
00A0 FE8000D2
                  116
                                CALL
                                      ORGADD
```

```
Ariel TMS32020 Development System
                                        ---- Mon 4/27/92 0:41am - Pg 3 ----
 OUA2 FEBOODEF
                    117
                                  CALL
                                        ORGING
 00A4 D2000065
                    118
                                 LRLK
                                        AR2,101
 00AG D3000070
                                        AP3,112
CHKTX
                    119
                                 LRLK
 00A8 FK8000C9
                         DDI
                    120
                                 CALL
 00AA 558A
                    121
                                 LARP
                                        AR2
 00AB 2888
                    122
                                 LAC
                                        *,8,ARO
 00VC 6880
                    123
                                 SACIL
 00AD E080
                    124
                                 OUT
                                        *,0
 00AE FR8000C9
                    125
                                 CALL
                                        CHKTX
 00B0 558A
                    126
                                 LARP
                                        AR2
 00B1 E3A0
                    127
                                 OUT
                                        *+, AR3
 0002 5590
                    128
                                 MAIR
                                        * --
 00B3 FB9000A8
                    129
                                 BANZ
                                        DD1
 00B5 FF800040
                    130
                                 В
                                        LOOPI
                    131
 00B7 FE8000F9
                         FIL
                    132
                                 CALL
                                        FILLI
 0009 FF800047
                    133
                                 B
                                        TRSHLP
                   134
 00BB 5588
                    135
                         CHKRX
                                 LARP
                                        ARO
00BC D0000060
                   136
                                 LHLK
                                        ARO,96
OODE CAO2
                    137
                                 LACK
                                        2
00BF 8180
                   138
                                 ΙN
                                        *, l
00C0 4E80
                    139
                                 AND
                                        *
00C1 F68000BB
                   140
                                        CHERX
                                 BZ.
00C3 CV30
                   141
                                 LACK
                                        18
00C4 8180
                   142
                                 IN
                                        *,1
00C5 4E80
                   143
                                 AND
00CG F5800047
                   144
                                 BNZ
                                        TRSHLP
00CB CE26
                   145
                                 RET
                   146
00C9 5588
                   147
                         CHKTX
                                 LARP
                                        ARO
00CY D0000000
                   148
                                 LRLK
                                       ARO,96
00CC CV81
                   149
                                 LACK
                                       129
00CD 8180
                   150
                                 ΤN
                                       *, L
00CE 4C80
                   151
                                 XOR
00CF F58000C9
                   152
                                BNZ
                                       CHKTX
0001 CE26
                   153
                                RET
                   154
00D2 5588
                   155
                         ORGADD LARP
                                       ARO
00D3 D0000060
                   156
                                LRLK
                                       ARO,96
00D5 CA00
                   157
                                ZAC
CODE OCAO
                   158
                                ADD
                                       *+,12
0007 08A0
                   159
                                ADD
                                       *F,8
0008 0440
                   160
                                ADD
                                       *+,4
0009 0040
                   161
                                VDD.
                                       *+
00DA 6080
                   162
                                SACL
00DB CE26
                   163
                                RET
                                                  :Address is stored in location >0065
                   164
00DC 5588
                   165
                        PRPARE LARP
                                       ARO
0000 D00000G0
                   166
                                LRLK
                                       AR0,96
ODDE CAO2
                   167
                        Ll
                                LACK
                                       2
00E0 8180
                   168
                                JN
                                       *,1
00E1 4E80
                   169
                                AND
                                       *
00E2 F68000DF
                   170
                                87.
                                       1.1
0084 CA30
                   171
                                LACK
                                       48
00E5 8180
                   172
                                ΙN
                                       *,]
0086 4880
                   173
                                AND
00E7 F5800047
                   174
                                BNZ
                                       TRSHLP
```

```
----- Mon 4/27/92 0:41am - Pg 4 ----
Ariel TMS32020 Development System
COES CAOD
                   175
                                 LACK
                                       13
00EV 8080
                   176
                                IN
                                       *,0
00EB 1080
                   177
                                SUB
                                       *
OOEC F5A000DF
                   178
                                BNZ
                                       1.1. *+
OOEE CE26
                   179
                                 RET
                   180
00EF 5588
                         ORGENG LARP
                   181
                                       ARO
00F0 00000066
                   182
                                TRLK
                                       ARO, 102
00F2 CA00
                   183
                                 ZAC
OOF3 OCAO
                   184
                                ADD
                                       *+,12
00F4 08A0
                   185
                                 Abb
                                       *F,8
00F5 04A0
                   186
                                ADD
                                       *+,4
00F6 00A0
                   187
                                 ADD
                                       *+
00F7 6080
                   188
                                SACL
00F8 CE26
                   189
                                RET
                                                   ;Length is stored in location >0070
                   190
00F9 FE8000DC
                        FILLI
                   191
                                CALL
                                       PRPARE
00FU D00000G1
                   192
                                LRLK
                                       AR0,97
00FP D1000009
                   193
                                LRLK
                                       ARI,9
00FF FE800123
                   194
                                CALL
                                       ASTREX
0101 FE8000D2
                   195
                                CALL
                                       ORGATIO
0103 FE8000EF
                   196
                                CALL
                                       ORGING
0105 D100013F
                   197
                                LRLK
                                       ARL, Y
0107 D2000065
                   198
                                LRLK
                                       AR2,101
                                                   ; AR2 refers to address
0109 D3000070
                   199
                                LRLK
                                       AR3,112
                                                   ;AR3 refers to length
010B FE8000C9
                   200
                        F3
                                       CHKTX
                                CALL
OTOD CAOD
                   201
                                LACK
                                       13
010E 5589
                   202
                                LARP
                                       ARI
010F E080
                   203
                                OUT
                                       *,0
0110 10A0
0111 F580010B
                   204
                                SUB
                                       * I-
                   205
                                BNZ
                                       F3
0113 FE8000BB
                        F4
                                CALL
                                       CHKRX
                   206
0115 558A
                   207
                                LARP
                                       ARZ
0116 8040
                   208
                                ΙN
                                       *+,0
0117 FE8000BB
                   209
                                CALL
                                       CHKRX
0119 558A
                   210
                                LARP
                                       AR2
011A 8080
                   211
                                ΙN
                                       *,0
OLIB CAGO
                   212
                                ZAC
0110 0090
                   213
                                ADD
                                       * ---
0110 0880
                   214
                                ADD
                                       * 8
011E 60AB
                                SACL
                                       *+,0,AR3
                   215
011F 5590
                   216
                                MAR
                                       * –
0120 FB900113
                                       F4
                   217
                                BANZ
0122 CE26
                   218
                                RET
                   219
0123 5588
                   220
                        ASTREX LARP
                                       ARO
                                                   ;Changing ASCII chracter into NEX
0124 2080
                   221
                                J.AC
                 , 222
223
0125 D00400DF
                                ANDR
                                       223
                                                   ;Change into upper case
0127 6080
                                SACL
0128 D0040030
                   224
                                ANDK
                                       48
012A F6800135
                   225
                                       АБРИА
                                117.
                                LAC
012C 2080
                   226
0120 D004000F
                                ANDK
                                       15
                   227
012F G1A0
                   228
                                SACL
                                       *+, ARI
0130 5590
                   229
                                MAR
0131 FB900123
                   230
                                BANZ
                                       ASTHEX
0133 FF80013E
                  231
                                В
                                       RETT
0135 2080
                        ALFIIA
                                LAC
                   232
```

```
0136 D004000F
                    233
                                 ANDK - 15
0138 00020009
                    234
                                 ADLK
                                        9
0134 6140
                    235
                                 SACL
                                        *+,ARI
013B 5590
                    236
                                 MAR
                                        *-
013C FB900123
                    237
                                 BANZ
                                        ASTHEX
013E CE26
                    238
                         RETT
                                 RET
                    239
013F 4C4F4144
                    240
                         Y
                                        'LOAD'
                                 DB
0141 44415441
                    241
                                 DB
                                        'DATA'
0143 0020
                    242
                                 D B
                                         13
10,10
                                 űB
0144 0A0A
                    243
                         HELP
0145 20202020
                    244
                                 BR
0147 20202020
                    245
                                 D B
0149 20202020
                    246
                                 DB
0140 20205765
                    247
                                 D B
                                           We
                                        '1com'
014D 6C636F6D
                    218
                                 DB
014F 20746F20
                    249
                                 DB
                                          to
0151 44696769
                    250
                                 DB
                                        'Digi'
0153 74616C20
                   251
                                        'taï'
                                 DB
                                        'Sign'
0155 5369676E
                    252
                                 DB
                                        'กไ๊ '
0157 616C2050
                    253
                                 DB
0159 726F6365
                    254
                                 DB
                                        'roce'
015B 7373696E
                                        'ssin'
                    255
                                 DB
0150 67205379
                    256
                                 DΒ
                                        'g Sy'
                                        stem'
015F 7374656D
                    257
                                 ŊΒ
0161 20445350
                    258
                                 DВ
                                        ' DSE'
0163 36342020
                    259
                                 D B
                                        64
0165 ODOA0A20
                    260
                                 DB
                                         13,10,10
0167 20202020
                   261
                                 DΒ
0169 20202020
                    262
                                 DR
0160 20202020
                   263
                                 DB
016D 20202020
                    264
                                 рB
016F 20202020
                   265
                                 DI
0171 20202020
                    266
                                 DB
0173 20205573
                   267
                                 n n
                                           Us'
                                        'ing
0175 69686720
                    268
                                 DB
0177 54405333
                                        'TMŠ3'
                   269
                                 D B
0179 32303230
                   270
                                 n n
                                        '2020'
                                        ' Pro'
017B 2050726F
                   271
                                 DB.
                                        'cess'
0170 63657373
                   272
                                 DB
017F 6F722020
                   273
                                 ŊΒ
                                        'or
0181 00000020
                                        13,10,10
                   274
                                 DB
0183 20202020
                   275
                                 DΒ
0185 20202020
                   276
                                 DB
0187 20202020
                   277
                                 DB
0189 20202020
                   278
                                 DB
0188 20202020
                   279
                                 DB.
018D 20202020
                   280
                                 DB
018F 20202020
                   281
                                 DB
0191 446F6E65
                   282
                                 DB
                                        'Done'
                                        ' By
0193 20427920
                   283
                                 D N
0195 4E696461
                   284
                                 DΠ
                                        'Nida'
0197 60204461
                   285
                                 DB
                                        'l Da'
0199 6920
                   286
                                        'i'
                                 D B
OLOV ODOVOVOV
                   287
                                         13,10,10,10
                                 DB
019C 0A20
                   288
                                 DΠ
                                         10
0190 20202020
                   289
                                 DB
019F 50524553
                   290
                                        'PRES'
                                 BR
```

```
'S:- '
01A1 533A2D20
                    291
                                  D B
                                          13,10,10
0143 00040450
                    292
                                  n B
01A5 20312D48
                    293
                                  DB
                                           1-11'
0117 20202020
                    294
                                  DB
0119 20202020
                    295
                                  DB
01AB 20202020
                    296
                                  DB
01AD 2046GF72
                    297
                                            For'
                                  DI
01AF 2048656C
                    298
                                           Hel'
                                  DB
                                           p. '
01B1 20702E20
                    299
                                  DB
                                         13,10,10
01B3 0D0A0A20
                    300
                                  DB
                                           2-1,
01B5 20322D4C
                    301
                                  DB
0187 28616161
0189 612C6C6C
                    302
303
                                         '(naa'
'a,11'
                                  DR
                                  D B
                                         'ií) '
01BB 6C6C2920
                    304
                                  DB
                                          ' For'
01BD 20466F72
                    305
                                  DB
01BF 204C6F61
                    306
                                           Lon'
                                  DB
01C1 64G96E67
                    307
                                          'ding'
                                  DÐ
0103 20612050
                    308
                                           a P'
                                  D II
01C5 6F677261
                    309
                                          'ogra'
                                  DB
0107 GD20696E
                    310
                                  DΒ
                                         'm in'
01C9 74GF2074
01CB G8G52044
                    311
312
                                          to t'
                                  DR
                                   ĎB
 01CD 53502053
                                           'SP 5'
                     313
                                   DB
                                          yste'
'm.'
 01CF 79737465
                     314
                                   DB
 01D1 6D2E
                     315
                                   DB
 0102 00040420
                                          13,10,10
                     316
                                   DB
 01D4 20332D52
                     317
                                   DB
                                           ' 3-R'
 0106 28616161
                                           '(nan'
                     318
                                   D B
 0108 61292020
                     319
                                   DR
                                           'a)
 01UA 20202020
                     320
                                   DB
 01DC 2046GF72
                     321
                                   DB
                                            For'
01DE 2052756E
                     322
                                   DΒ
                                            Run'
 01E0 GEG9GEG7
                     323
                                           'ning'
                                   DB
 01E2 20612050
                     321
                                   D B
                                            n P'
 01E4 726F6772
                     325
                                   DB
                                           'rogr'
 0186 61GD2069
                     326
                                          'am i'
                                   DB
 01E8 GE207468
                     327
                                   DB
                                          'n th'
OLEA 65204453
                     328
                                          'e DS'
                                   DB
 01EC 50205379
                     329
                                          'P Sy'
                                   DB
01EE 7374656D
                     330
                                   DΠ
                                          'slem'
                                          '.',13,10,10
'.'-'
 Olfo 2EODOAOA
                     331
                                   DB
01F2 2020342D
                     332
                                   DB
 01F4 44286161
                                          'D(na'
                     333
                                   DB
01F6 61612C6C
                     334
                                   DB
                                          'ឧខ, 1'
01F8 6C6C6C29
                     335
                                   DB
                                          '111)'
01FA 2020466F
                                             Fo'
                     336
                                   DВ
 01FC 72204469
                                          'r Di'
                     337
                                   DB
01FE 73706¢61
                    338
                                          'spla'
                                   DB
0200 69686720
                     339
                                          'ing'
                                   DB
0202 636FGE74
                    340
                                   D D
                                          'cont'
0204 656E7473
                     341
                                   DB
                                           ents'
0206 206F6620
                    342
                                          of t
                                   D B
0208 4D656DGF
                                          'Memo'
                     343
                                   DB
020A 72792E20
                    344
                                   DB.
                                          'ry.
                                          13,10,10
5-F
020C 0D0A0A20
                    345
                                   DB
020E 20352D46
                    346
                                   D B
                                          '(ana'
0210 28616161
                    347
                                   DB
0212 612C6C6C
                    348
                                   DB
                                          'a,ll'
```

```
Ariel TMS32020 Development System
                                      ----- Mon 4/27/92 0:41am - Pg 7 --
0214 60602920
                   319
                                       '11) '
                                DB
                                      ' For' Fil'
0216 2046GF72
                   350
                                DΠ
0218 2046696C
                   351
                                D D
021A 6C696B67
                  352
                                D B
                                       'ling'
021C 2044G174
                                       ' Dať'
                   353
                                DB
021E 6120696E
                  354
                                DΒ
                                       'a in'
0220 746F2074
                                       'to t'
                   355
                                DB
0222 6865204D
                  356
                                       'he M'
                                DB
0224 656D6F72
                   357
                                       'emor'
                                DB
0226 792E
                  358
                                       'y.'
                               DB
0227 0D0A0A20
                  359
                                DB
                                        13,10,10
0229 20202020
                  360
                               DB
0228 20202020
                  361
                               DB
0220 20202020
                  362
                               DΒ
022F 20202020
                  363
                                DB
0231 596F7572
                  364
                                      Your'
                               DB
0233 2043686F
                                      ' Cho'
                  365
                               DD
0235 6973653A
                                      'ise:'
                  366
                               DB.
0237 20202020
                  367
                               DB
0239 0320
                  368
                               DΒ
                                      3
                  369
                  370
                  371
                  372
                  373
```

No errors found. 538 words assembled from 373 lines.

		t	(This i	ls a test	program	to communicate	the D	ap.	board
		2	:with €	the PC.					
OOOC	F#800020	3		B	32				
	_	4		ORG	32				
	5588	5	INUART	LARP	ARO				
	D0000000	6		LRUK	ARQ, 76				
	CVBÓ	7		LACK	128				
	P 080	B		SACL	*				
0025	E180	5		our	*.PA1				
0026	CAOO	10		LACK	O				
	6080	11		SACL	y .				
	E180	12		our	*,P61				
	CAOO	13		LACK	0				
	6080	14		SACL	¥				
	E160	15		OUT	* ,FA1				
	CA40	16		LACK	64				
	6080	17		SACL	*	9			
	E180	18		our	* PA1	RESET MODE			
	CA40	17		LACK	54				
	6080	20		SACL	*				
	E180	21		our	* FA1	;RESET			
	CA40	22		LACK	64				
	6080	23		SACL	*				
	E180	24		OUT	*,PA1	*RESET			
	CA40	25		LACK	64				
	6080	26		SACL	*				
	E180	27		OUT	F,Pat	;RESET			
	CA40	28		LACK	64				
	6080 E180	27		SACL	* * *****	. Exercise			
	CA4E.	30 31		OUT	*,PA1	;RESET			
	6080	32		LACK	78 *				
	E180	33		SACL		-Mane Deep			
	CA37	33 34		OUT	*,PA1	MODE WORD			
	6080			LACK	55				
0040		35 24		SACL	# FIG.4	- FIGURAL AND DESCRIPTION			
0041		36		OUT	*,PAI	COMMAND WORD			
0042		37 38		LACK	55 *				
0043		37		SACL		- COMMINATE ANDRES.			
0044		40 Li	nnt-1	DUT LACK	* ,PA1	COMMAND ADED			
0045		41	0.07-1	IN	127 *,PA1				
0046		42		Atip	- Company - Comp				
0047		43		SACL	*				
0048		44		LACK	127				
0049		45		SUB	M				
	F5B00044	46		BNZ	LOOPI				
004C		47		LACK	68	•			
004D		48		SACL	*				
004E		49		OUT	*,PA0	; DUT D			
004F		50		RETE	255	,00,0			
0050		51		NOD					
0051			J00P2	LACK	127				
0052	8180	53		Iti	*.PA1				
0053	4 E 8 0	54		AND	4				
0054	6080	55		SACL	*				
0055		56		LACK	127				
0056		57		SUB	*				
0057	F5800051	58		BNZ	L00P2				

0057 CA41	59		LACK	65	
005A 6080	60		SACL	₹	
005B E080	61		001		DU
005C CBFF	62		RP DC	*,PAO 255	A 100;
005D 5500	63		904	200	
OOSE CABI	64	L00P3	LACK	127	
005F 81B0	65		111	*,PA1	
0060 4EB0	66		AND	*	
0001 6080	67		SACL	*	
0062 CA81	68		LACK	129	
0063 1080	69		SUB	#:	
0064 F580005E	70		EHIZ	LOOP3	
0066 CA4C	71		LACK	76	
0067 6080	72		SACL	*	
0048 E080	73		OUT	*,PAQ	;OUT L
0067 CBFF 006A 5500	74		RPTK	255	
006B CA81	75 77	t more a	NOD		
0818 2900	76	LOOP4	LACK	127	
006D 4E80	77		IN	*,PAI	
000E 4080	78 77		GNO	*	
006F CA81	80		SACL	* 272	
0070 1080	81		LACK SUB	127 *	
0071 F580006B	82		BUZ	LOOP4	
0073 CA49	83		LACK	73	
0074 6080	84		SACE	*	
0075 E080	85			* PAO	:OUT I
0076 CBFF	86		RPTK	255	1001
0077 5500	87		MOb	<u>-</u>	
0078 D0000060	88		LRLK	ARO,96	
007A CABO	87		LACK	128	
007B 6080 007C E180	90		SACL.	*	,
0070 CA00	91		OUT	* PAI	
007E 6080	72 93		LACK	() *	
997F E180	73 74		SACL		
0080 CA00	75		OUT LACK	*,PA1 0	
0081 6080	76		SACL	*	
0082 E180	77		OUT	*,PA1	
0083 CA40	78		LACK	64	
0084 6080	99		SAUL	*	
0085 E180	100		OUT	*, PA1	RESET MODE
0086 CA40	101		LACK	64	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0087 6080	102		SACL	* .	
0088 E180	103		DUT	*,PA1	;RESET
0089 CA40	104		LACK	64	
0809 A800	105		SACL	*	
008B E180	106		DUT	*∢PA1	;RESET
008C CA40 008D 6080	107		LACK	64	
008E E180	108		SACL	*	
008F CA40	.107 110		DUT	*.PA1	*RESET
0090 6080	111		LACK	64 *	
0091 E180	112		SACL	*.PA1	-OFCET
0092 CA4E	113		LACK	* (FB1 78	:RESET
0073 6080	114		SACL	¥.	
0074 E180	115		OUT	*,₽A1	(MODE WORD
0095 CA37	116		LACK	55	
•					

	-					
0076	6080	117		SACL	#	
0077	£180	118		OUT	* .PA1	COMMAND WORD
0078	CA37	117		LACK	55	, , , , , , , , , , , , , , , , , , , ,
0097	6080	120		SACL	*	
007A	EIBO	121		OUT	*.PAI	:COMMAND WORD
005B	CA02	122	CHICRX	LACK	2	• • • • • • • • • • • • • • • • • • • •
0070	8180	123		111	*.1	
0090	4880	124		AND	*	
009E	F6800078	125		ΒZ	CHERX	CHECK FOR RXRDY
OAGO	CA38	126		LACK	56	
0001		127		111	* , 1	
00AZ		128		AHD	*	
	F58000A6	127		BNZ	ERROR	
0005		130		141	# , O	
0006	FF800020	131	FRROR	R	32	

------ Sun 1/3/93 12:30am - Pg 3

No errors found. 138 words assembled from 131 lines.

Ariel TMS32020 Development System

		. 1	;This	is a test	program	to communicate t	the USP boar	rd
		2	:with	the PC.				
0000	FF800020	3		₿	32			
		4		ORG	32			
0020	5588	5	INUAR	T LORD	ARO			
0021	08000000	. 6		LRLK	ARO,76			
0023	CABO	7		LACK	128			
0024		8		SACL	*			
0025		7		OUT	* , PA1			
0026		10		LACK	0			
0027		11		SACL	*			
0028		12		OUT	* ,PA1			
0027	CAGG	13		LACK	O	•		
002A	6080	14		SACL	*			
002B	E180	15		OUT	#.PA1			
0020		16		LACK	64			
0020	6080	17		SACL	¥			
0026		19		OUT	* . PO1	RESET MODE		
002F		17		LACK	64			
0030		20		SACL	*			
0031		$\tilde{2}i$		OUT	* .PA1	:RESET		
0032		22		LOCK	64	•		
0033		20		SACL	*			
0034		24		דעט	*,PA1	:RESET		
0035		25		LACK	64	• • • • • • • • • • • • • • • • • • • •		
0034		26		SACL	*			
0033		27		OUT	* , PA1	:RESET		
0038		28		LACK	64	•••		
0036		27		SACL	*			
0034		30		OUT	* .PA1	RESET		
0038		31		LACK	78	•		
0030		32		SACL	*			
0030		33		001	*,P61	; MODE WORD		
003E		34		I,ACK	39	•		
003F		35		SACL	*			
0040		36		OUT	4 FA1	COMMAND WORD		
0041		37	LOOP1	LACK	129	• -		
0042		38		141	₹,PA1			
0043		37		OMD	*			
0044		40		SACL	*			
0045		41		LACK	127			
	1080	42		SUB	*			
	F5800041	43		ENZ	LOOP1			
	CA44	44		LACK	68			
	6080	45		SACL	¥:			
	E080	46		OUT	* ,PA0	;OUT D		
004C		47		RPTK	255			
0040		48		HOP				
QQ4E		47	L00P2	LACK	129			
	8180	50		111	* PA1			
	4680	51		AND	*			
	6080	52		SACL	*			
0052		53		LACK	127			
	1080	54		SUB	.			
	F580004E	55		ENZ	L00P2			
0056		56		LACK	65			
	6080	57		SACt.	y .			
	£080	58		OUT	*,PA0	;DUT A		

0057	CDFF	59		RPTK	255	
005A	5500	60		HOP		
0058	CABI	61	LOOPS	LACK	127	
0050	8180	62		111	*.PA1	
005B	4E80	63		AND	*	
0058	6080	64		SACL	*	
005F	CABI	65		LACK	127	
0040	1080	66		SUÐ	*	
0061	F580005B	67		BNZ	L00P3	
0063	CA4C	88		LACK	76	
0064	6080	69		SACL	*	
0065	E080	70		OUT	*,PAQ	OUT L
0066	CBFF	71		BD HC	255	
0067	5500	72		NOP		
0068	CABI	73	LODP4	LACK	127	
0067	8180	74		111	* ,™∆1	
0060	4E80	75		AND	*	
009B	4080	75		SACL	*	
0060	CABI	77		LACK	129	
0060	1080	78		SUB	*	
006E	F5800068	77		BMZ	L00P4	
0070	CA47	BO		LACK	73	
0071	9080	81		SADL	*	
0072	E080	82		ÐUT	* ,PA0	:OUT I
0073	CBFF	83		RPTK	255	
0074	5500	84		MOP		
0075	FF800020	85		B	32	

No errors found. 89 words assembled from 85 lines.

		1 2	:This is ;with th		program	to communicate	the DSP	board
and a charte	E E BANAMAA		twren en		00			
0000	FF800020	3		B	32			
0020	5588	4 5	INUART	OKG LARP	32 AKO			
	000000000	6	THORIVE	LRLK				
	D980	7		LACK	ARO.96 128			
	6080	8		SACL	*			
	E180	7		DUT	*,PA1			
	CA00	10		LACK	D TEEN			
	6080	11		SACL	*			
	E180	12		DUT	*,PAI			
	CA00	13		LACK	0			
	9080	14		SUCL	*			
	E180	15		OUT	" . PA1			
	CA49	16		LACK	64			
	6080	17		SACL	*			
	E180	18		DUT	*, PA1	RESET MODE		
	CA4E	19		LACK	78	(The bit) The bit		
	6080	20		SACL	*			
0031	E180	21		DUT	*.PA1	;MODE WORD		•
	CA27	22		LACK	37	,		
0033	6080	23		SACL	*			
0034	E180	24		OUT	* , PA1	; COMMAND WORD	,	
0035	CA44	25	DALI	LACK	68			
0036	6080	26		SACL	*			
0037	E080	27		מטז	*.PAO	:001 0		
0038	CA41	28		LOCK	6 5			
0037	6080	27		SACL	*			
AEOO	E080	30		OUT	* , PAQ	OUT A		
0038		31		LACK	76			
0030		32		SACL	₩.			
003D		33		QUT	* ,PAO	;OUT L		
003E		34		LACK	49			
003F		35		SACL	#			
0040		36		OUT	*,PA0	;OUT I		
0041		37			00			
0042		38		SACL	*			
0043		37			* PAO	OUT NULL		
0044	FF800035	40		B	DALI			
		41						

No errors found. 40 words assembled from 41 lines.

		_				·
ÖÖÖÖ	FF800020	1		B	32	
		2		ORG	32	
0020	CEO2	3	INIMS	ROVM	0.2	
	CE06	4	2000	RSXM		
	C800	5		LDPK	0	
	CEOS	6		SPM	ŏ	
	558C	7		LARP	AR4	
	C403	ė		LORK	AR4.3	
	DOO1FFFF	9		LALK	65535	
	60A0	10		SACL	*+	
	60A0	11		SACL	y +	
	6880	12		SACH	*	
	-				A	
0028		13		DINT	*****	
	FE80004A	. 14		CALL	DUART	
	FE800060	15		CALL	TERDY	
0030		16		LACK	68	
0031		17		SACL	*	
0032	£080	18		OUT	*,PAQ	։ ԾԱՐԾ
0033	FE80004A	15		CALL	INUART	
0035	FE800040	20		CALL	TERDY	
0037	CA41	21		LACK	65	
0038	6080	22		SACL	*	
0039	EOBO	23		OUT	* , PAQ	;OUT A
003A	FE80004A	24		CALL	TUUGRT	
0030	FE800060	25		CALL	TERRUY	
003E	CA4C	26		LACK	76	
003F	6080	27		SACL	₩:	
0040	E080	28		OUT	* ,PA0	;OUT L
0041	FEBOOO4A	27		CALL	INUART	
	FE800060	30		CALL	TERDY	
0045		31		LACK	73	
0046		32		SACL	爱	
0047		33		OUT	*,PA0	;OUT I
	FF800020	34		В	32	
0044		35	INUART	LARP	ARO	
	08000000	36		URUK	AR0.76	
0040		37		LACK	128	
004E		. 38		SACL	¥	
004F		39		OUT	*,PA1	
0050		40		LACK	0	
0051		41		SACL		
0052		42		our	*.PA1	
0053		43		LACK	0	
0054		44		SACL	* *	
			÷			
0055		45		OUT	*,PA1	
0056		46		LACK	64	
0057		47		SACL	*	
0058		. 48		OUT	*,PAI	
0057		49		LACK	78	
005A		50		SACL	*	
005B		51		OUT	*,₽A1	
0050		52		LACK	37	
	6080 ,	53		SUCL	*	
005E		54		OUT	*,PA1	
005F		55		RET		
0060		56	TxRDY	FUCK	127	
	8180	57		111	∰,PA1	
0062	4E80	58		AHD	9	

Ariel TMS32020 Development System

Ariel 1M532020	Development	System		Tue 1/1/80	0:12am - Pg 2
0063 6080	59	SACL).		
0064 CAB1	60	LACK	127		
0045 1080	61	SUB	*		
0066 F5800060	62	PNZ	TERDY		
006B CE26	63	RET			
	64				

No errors found. 75 words assembled from 64 lines.

							,
	1	:11115	15 A 1831	PROGRAM TO	TEST T	TIE DAC TO	GENERATE A SQUA
RE MAVE.							
0000 FF800020	2		В	32			
	3		ORG	32			
0020 558 8	4		LORP	6RO			•
0021 D0000060	5		LRLK	ARO , 96			
0023 D0010000	6	START	LALK	0000			
0025 6080	7		SACL	**			
0026 CB64	8		RPTK	100			
0027 E480	9		OUT	* , P04			
0028 D001FFFF	10		LALK	<i>6</i> 5535			
002A 6080	11		SACL	*			
002B CB96	12		RPTK	150			
002C ES80	13		our	* , PA5			
002D FF800023	14		В	START			

Ariel TMS32020 Development System ------ Thu 7/30/92 0:35am - Pg 1 ---

No errors found. 17 words assembled from 14 lines.

Ariel TMS	32020 Devel	opment !	System			- Hec	1 8/1	12/92	9 0:	16	1 Hr -	Pici	1
M 40 44 40 TS UP 14 60 50		64 Bet 80 No. 24 30 44 1	n do al s i si si al au do di Ci de si	त्राः इत् चार्चान का कारणा क्रम अन्य प्र	•								
	1	;11115	15 A TEST	PROGRAM	10	TEST	THE	DOC	10	GEI	IERA	ite (n 500/
RE MAVE.													
0000 FF80	0020 2		В	32									
	3		URG	32									
0020 5588			LARP	nRO									
0021 0000			LIGUE	6E0.75									
0023 0001		START	LACK	0000									
0025 6080			SACL	Ħ									
0025 CB54			RPTK	100									
0027 FEB0			COLL	1904. I									
0029 D001			LAUK	65535									
007B 6080			SACL	4									
002C CB76			RPTK	150									
002D FE80			CALL	BIR									
002F FF80			8	START									
0031 E480		DOL I	ÖUT	1204									
0032 5500			MOB										
0033 5500			HOP										
0034 5500			NOP										
0035 5500			HOP										
0036 5500			11012										
0037 5500			100										
0038 5500		•	HOP										
0037 5500			HOP										
0037 3500 0038 3500			HOD										
003B 5500			901										
0035 3300			RET										
003D E580		BIR	(1111)	F. JP65									
003E 5500		ETIN	1400	. 41.14%									
			HOP										
003F 5500 0040 5500			102										
			HOP										
0041 5500			HOP										
0042 5500			MOD										
004 3 5500 0044 5500			HOE MOD										
			HOb										
0045 5500			MOD:										
0046 5500													
0047 5500			HOP										
0048 CE26	38		RET										

He errors found. 43 words assembled from 38 lines.

	1	;THIS	IS A TEST	PROGRAM	10	TEST	THE	DAC	UND	THE	0/L	١.
0000 FF800020	2		В	32								
	ij		ORG	32								
0020 5588	4		LARD	ARO								
0021 D0000060	-		LRLK	ARO , 96								
0023 00010000	6	START	LALK	0000								
0025 6080	7		SACL	Ж								
0026 E280	8		OUT	*,PA2								
0027 CB32	7		RPTK	50								
0028 5500	10		MOD									
0027 8280	11		114	*,PA2								
002A 5500	12		HOP									
0028 5500	13		HOF:									
002C E480	14		DAL	8,PA4								
0020 0032	15		RPTK	50								
0028 5500	16		tior									
002F FF600023	17		Eı	STORT								

No errors found. 19 words assembled from 17 lines.

414445